Datasheet4U Logo Datasheet4U.com

NSBC114EPDXV6T1 - Dual Bias Resistor Transistors

Key Features

  • ance Figure 15. Output Current versus Input Voltage 100 VO = 0.2 V V in , INPUT.

📥 Download Datasheet

Full PDF Text Transcription for NSBC114EPDXV6T1 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for NSBC114EPDXV6T1. For precise diagrams, and layout, please refer to the original PDF.

NSBC114EPDXV6T1, NSBC114EPDXV6T5 Preferred Devices www.DataSheet4U.com Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias R...

View more extracted text
s NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base−emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSBC114EPDXV6T1 series, two complementary BRT devices are housed in the SOT−563 package which is ideal for low power surface mount applications where board space is a