SB3N551 Datasheet PDF - ON Semiconductor 3.3V / 5.0V Ultra-Low Skew 1:4 Clock Fanout Buffer Specs

SB3N551 - 3.3V / 5.0V Ultra-Low Skew 1:4 Clock Fanout Buffer

Datasheet Summary

Description

The SB3N551 is a low skew 1 to

for clock distribution in mind.

output skew.

Optimal design, layout and processing minimize skew within a device and from device to device.

Features

Input/Output Clock Frequency up to 160 MHz.
Low Skew Outputs (50 ps typical).
RMS Phase Jitter (12 kHz.
20 MHz): 43 fs (Typical).
Output goes to Three.
State Mode via OE.
Operating Range: VDD = 3.0 V to 5.5 V.
Ideal for Networking Clocks.
Packaged in 8.
pin SOIC.
Industrial Temperature Range.
These are Pb.
Free Devices Q1 Q2 CLK Q3 Q4 OE Figure 1. Block Diagram http://onsemi. com 8 1.

Datasheet Details

Part number	SB3N551
Manufacturer	ON Semiconductor
File Size	73.98 KB
Description	3.3V / 5.0V Ultra-Low Skew 1:4 Clock Fanout Buffer
Datasheet	SB3N551 Datasheet
Additional preview pages of the SB3N551 datasheet.

📁 Similar Datasheet

SB30-03F - 30V/ 3A Rectifier (Sanyo Semicon Device)

SB30-03P - 30V/ 3A Rectifier (Sanyo Semicon Device)

SB30-03T - 30V/ 3A Rectifier (Sanyo Semicon Device)

SB30-03Z - 30V/ 3A Rectifier (Sanyo Semicon Device)

SB30-04A - 40V/ 3.0A Rectifier (Sanyo Semicon Device)

SB30-09 - 90V/ 3A Rectifier (Sanyo Semicon Device)

SB30-09J - 90V/ 3A Rectifier (Sanyo Semicon Device)

SB30-100AM - DUAL SCHOTTKY BARRIER DIODE IN TO220 METAL PACKAGE FOR HI-REL APPLICATIONS (Seme LAB)

SB30-100MA - DUAL SCHOTTKY BARRIER DIODE IN TO220 METAL PACKAGE FOR HI-REL APPLICATIONS (Seme LAB)

SB30-100RM - DUAL SCHOTTKY BARRIER DIODE IN TO220 METAL PACKAGE FOR HI-REL APPLICATIONS (Seme LAB)

Full PDF Text Transcription

Click to expand full text

SB3N551 3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer Description The SB3N551 is a low skew 1−to−4 clock fanout buffer, designed for clock distribution in mind. The SB3N551 specifically guarantees low output−to−output skew. Optimal design, layout and processing minimize skew within a device and from device to device. The output enable (OE) pin three−states the outputs when low. Features • Input/Output Clock Frequency up to 160 MHz • Low Skew Outputs (50 ps typical) • RMS Phase Jitter (12 kHz – 20 MHz): 43 fs (Typical) • Output goes to Three−State Mode via OE • Operating Range: VDD = 3.0 V to 5.5 V • Ideal for Networking Clocks • Packaged in 8−pin SOIC • Industrial Temperature Range • These are Pb−Free Devices Q1 Q2 CLK Q3 Q4 OE Figure 1. Block Diagram http://onsemi.

Published: Jan 27, 2016 |