Datasheet4U Logo Datasheet4U.com

SN74LS76A - Dual JK Flip-Flop

📥 Download Datasheet

Datasheet preview – SN74LS76A

Datasheet Details

Part number SN74LS76A
Manufacturer ON Semiconductor
File Size 129.95 KB
Description Dual JK Flip-Flop
Datasheet download datasheet SN74LS76A Datasheet
Additional preview pages of the SN74LS76A datasheet.

📁 Similar Datasheet

  • SN74LS76A - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • SN74LS76A - Dual JK Filp-Flop (Motorola)
  • SN74LS724 - Voltage Controlled Oscillator (Motorola Semiconductor)
  • SN74LS73A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • SN74LS73A - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • SN74LS748 - 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS (Motorola)
  • SN74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • SN74LS74A - Dual D-Type Positive-Edge Triggered Flip-Flops (Texas Instruments)
  • SN74LS75 - 4-BIT D LATCH LOW POWER SCHOTTKY (Motorola)
  • SN74LS75 - 4-BIT BISTABLE LATCHE (Texas Instruments)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
SN74LS76A Dual JK Flip−Flop with Set and Clear The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.
Published: |