Download 74LS280 Datasheet PDF
74LS280 page 2
Page 2
74LS280 page 3
Page 3

74LS280 Description

SN74LS280 9-Bit Odd/Even Parity Generators/Checkers The SN74LS280 is a Universal 9-Bit Parity Generator / Checker.

74LS280 Key Features

  • Generates Either Odd or Even Parity for Nine Data Lines Typical Data-to-Output Delay of only 33 ns Cascadable for n-Bits
  • High Output Current
  • Low Min 4.75 0 Typ 5.0 25 Max 5.25 70
  • 0.4 8.0 Unit V °C mA mA
  • Rev. 6
  • 0.65 3.5 0.25 VOL O Output LOW Voltage 0.35 IIH IIL IOS ICC Input HIGH Current 0.1 Input LOW Current Short Circuit Curre
  • 100 27 0.5 20 V µA mA mA mA mA IOL = 8.0 mA 0.4 Min 2.0 0.8
  • 1.5 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for
  • 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Tabl