Datasheet4U Logo Datasheet4U.com

PM5389 - SONET/SDH Wideband Cross-Connect

This page provides the datasheet information for the PM5389, a member of the PM5389_PMC SONET/SDH Wideband Cross-Connect family.

📥 Download Datasheet

Datasheet preview – PM5389

Datasheet Details

Part number PM5389
Manufacturer PMC-Sierra
File Size 73.90 KB
Description SONET/SDH Wideband Cross-Connect
Datasheet download datasheet PM5389 Datasheet
Additional preview pages of the PM5389 datasheet.

📁 Similar Datasheet

  • PM5324 - HF Generator (Philips)
  • PM503BA - P-Channel MOSFET (UNIKC)
  • PM50502C - Silicon N-Channel MOS Type FET (HITACHI)
  • PM505BA - P-Channel MOSFET (UNIKC)
  • PM505BA - P-Channel Field Effect Transistor (NIKO-SEM)
  • PM506BA - N-Channel MOSFET (UNIKC)
  • PM509BA - P-Channel MOSFET (UNIKC)
  • PM509BA - P-Channel 30V MOSFET (VBsemi)
  • PM50B4LA060 - INTELLIGENT POWER MODULES (Mitsubishi)
  • PM50CBS060 - Intelligent Power Module (Powerex Power Semiconductors)
Other Datasheets by PMC-Sierra
  • PM5381 - SATURN USER NETWORK INTERFACE
  • PM5382 - 16-Channel OC-3c ATM and POS Physical Layer Device
  • PM5384 - Single Channel OC-3c ATM and POS Physical Layer Device
  • PM5307 - 9.953 Gbit/s Telecom Bus Serializer
  • PM5309 - Multi-rate Telecom Backplane SERDES
  • PM5310 - TelecomBus Serializer
  • PM5312 - SONET/SDH TRANSPORT TERMINATING TRANSCEIVER
  • PM5313 - SONET/SDH PAYLOAD EXTRACTOR/ALIGNER

Full PDF Text Transcription

Click to expand full text
Released SONET/SDH Wideband Cross-Connect FEATURES GENERAL • Multi-purpose SONET/SDH VT/TU and SONET/SDH STS/STM cross-connect. • With a memory-switch architecture, implements a strictly non-blocking switch that supports a VT/TU level fabric of up to 25 Gbit/s. • Supports 10 high-speed Enhanced SONET Serial Interface (ESSI) CML links each independently configurable for STS-48/STM-16 at 2.488 Gbit/s or STS-12/STM-4 at 622.08 Mbit/s operation. • Supports system frame synchronization using an external frame pulse or ESSI smart frame synchronization using the frame boundary of the receive links. • Compensates for differences in frame boundary arrival times between ingress ports using FIFOs and device level software configurable delay registers.
Published: |