Datasheet4U Logo Datasheet4U.com

PACE1753-SOS - CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL

Features

  • Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both the MMU and BPU functions are included on the chip. Designed to interface memory to the PACE1750A/AE. Provides the following additional functions:.
  • EDAC, Error Detection and Correction.
  • or parity generation and detection.
  • Correct data register.
  • for diagnostics.
  • First memory failing address register.

📥 Download Datasheet

Datasheet Details

Part number PACE1753-SOS
Manufacturer PYRAMID
File Size 152.89 KB
Description CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL
Datasheet download datasheet PACE1753-SOS Datasheet

📁 Similar Datasheet

  • PAC-130 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-240 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-95 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC001 - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002SPFQ - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
  • PAC002SPFQF - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
Other Datasheets by PYRAMID

Full PDF Text Transcription

Click to expand full text
PACE1753/SOS SINGLE CHIP, MIL-STD-1750A MEMORY MANAGEMENT UNIT (MMU) CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL FEATURES Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both the MMU and BPU functions are included on the chip. Designed to interface memory to the PACE1750A/AE. Provides the following additional functions: — EDAC, Error Detection and Correction—or parity generation and detection — Correct data register—for diagnostics — First memory failing address register — Illegal address error detection— programmable — Multi-Master arbitration 8-bit extended address laches and drivers on chip.
Published: |