Datasheet4U Logo Datasheet4U.com

PACE1753 - CMOS MMU/COMBO

Description

The PACE1753 (COMBO) is a support chip for the PACE1750A/AE microprocessor family.

Features

  • Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both the MMU and BPU functions are included on the chip. Designed to interface memory to the PACE1750A/AE 16-bit, 40 MHz processor. Systems can be designed where no WAIT states are required up to 40 MHz clock rates when using these PACE products. System performance and device count are optimized when used with the PACE1754 Processor Interface Ci.

📥 Download Datasheet

Datasheet Details

Part number PACE1753
Manufacturer PYRAMID
File Size 183.21 KB
Description CMOS MMU/COMBO
Datasheet download datasheet PACE1753 Datasheet

📁 Similar Datasheet

  • PAC-130 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-240 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-95 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC001 - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002SPFQ - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
  • PAC002SPFQF - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
Other Datasheets by PYRAMID

Full PDF Text Transcription

Click to expand full text
PACE1753 SINGLE CHIP, 40MHz CMOS MMU/COMBO FEATURES Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both the MMU and BPU functions are included on the chip. Designed to interface memory to the PACE1750A/AE 16-bit, 40 MHz processor. Systems can be designed where no WAIT states are required up to 40 MHz clock rates when using these PACE products. System performance and device count are optimized when used with the PACE1754 Processor Interface Circuit (PIC).
Published: |