Download PI74SSTU32864A Datasheet PDF
PI74SSTU32864A page 2
Page 2
PI74SSTU32864A page 3
Page 3

PI74SSTU32864A Description

Peri Semiconductor’s PI74SSTU32864A logic circuit is produced using advanced CMOS technology. This 25-Bit 1:1 or 14-Bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All clock and data inputs are patible with the JEDEC standard for SSTL_18.

PI74SSTU32864A Key Features

  • PI74SSTU32864A is designed for low-voltage operation, VDD = 1.8V
  • Supports Low Power Standby Operation
  • Enhanced Signal Integrity for 1 and 2 Rank Modules
  • All Inputs are SSTL_18 patible, except RST, C0, C1, .. which are LVCMOS
  • Output drivers are optimized to drive DDR2 DIMM loads
  • Designed for DDR2 Memory
  • Packaging (Pb-free & Green available): -96 Ball LFBGA (NB)