Download PI6C185-02B Datasheet PDF
PI6C185-02B page 2
Page 2
PI6C185-02B page 3
Page 3

PI6C185-02B Description

The PI6C185-02B, a high-speed low-noise 1-7 non-inverting buffer, is designed for SDRAM clock buffer applications. It is intended to be used with the PI6C10X clock generator for Intel Architecture-based Mobile systems. At power up, all SDRAM outputs are enabled and active.