PLL103-01 - Low Skew Buffer

PhaseLink Corporation

General Description

O O O O O I I B I P P P P SDRAM Byte0 Clock outputs.

Key Features

Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks.
Supports 2-wire I2C serial bus interface with readback.
50% duty cycle with low jitter.
Less than 5ns delay. www. DataSheet4U. com.
Skew between any outputs is less than 250 ps.
Tri-state pin for testing.
Frequency up to 133 MHZ.
3.0V-3.7V Supply range.
48-pin SSOP package.
PIN.

📥 Download Datasheet

PLL103-01 low skew buffer by PhaseLink Corporation - Datasheet Preview

Datasheet Details

Part number	PLL103-01
Manufacturer	PhaseLink Corporation
File Size	101.01 KB
Description	Low Skew Buffer
Datasheet	PLL103-01 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
PLL1000A	PHASE LOCKED LOOP	Z-Communications
PLL1070A	PHASE LOCKED LOOP	Z-Communications
PLL1700	MULTI-CLOCK GENERATOR	Burr-Brown
PLL1705	3.3-V DUAL PLL MULTICLOCK GENERATOR	Burr-Brown
PLL1706	3.3-V DUAL PLL MULTICLOCK GENERATOR	Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number	Description
PLL103-02	DDR SDRAM Buffer
PLL103-03	DDR SDRAM Buffer
PLL103-04	1-to-4 Clock Distribution Buffer
PLL103-05	1-to-5 Clock Distribution Buffer
PLL103-06	DDR SDRAM Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

PLL103-01 Low Skew Buffers FEATURES Generate 18 copies of High-speed clock inputs. Supports up to four SDRAM DIMMS synchronous clocks. • Supports 2-wire I2C serial bus interface with readback. • 50% duty cycle with low jitter. • Less than 5ns delay. www.DataSheet4U.com • Skew between any outputs is less than 250 ps. • Tri-state pin for testing. • Frequency up to 133 MHZ. • 3.0V-3.7V Supply range. • 48-pin SSOP package.