PLL103-03 - DDR SDRAM Buffer

Product Overview

PhaseLink Corporation

Datasheet Details

Part number	PLL103-03
Manufacturer	PhaseLink Corporation
File Size	180.46 KB
Description	DDR SDRAM Buffer
Datasheet	PLL103-03 Datasheet
Additional preview pages of the PLL103-03 datasheet.

Product details

Description

The PLL103-03 is designed as a 3.3V/2.5V buffer to distribute high-speed clocks in PC applications.

The device has 24 outputs.

These outputs can be configured to support four unbuffered DDR (Double Data Rate) DIMMS or to support 2 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS.

Features

Generates 24-output buffers from one input. Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.
Supports 266MHz DDR SDRAM.
One additional output for feedback.
Less than 5ns delay.
Skew between any outputs is less than 100 ps. www. DataSheet4U. com.
2.5V or 3.3V Supply range.
Enhanced DDR and SDRAM Output Drive selected by I2C.
Available in 48 pin SSOP.
PIN.

📁 Similar Datasheet

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1070A - PHASE LOCKED LOOP (Z-Communications)
PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

Other Datasheets by PhaseLink Corporation

PLL103-01 - Low Skew Buffer
PLL103-02 - DDR SDRAM Buffer
PLL103-04 - 1-to-4 Clock Distribution Buffer
PLL103-05 - 1-to-5 Clock Distribution Buffer
PLL103-06 - DDR SDRAM Buffer
PLL103-07 - 2 DIMM DDR Fanout Buffer

Published: Oct 28, 2008 |