Datasheet4U Logo Datasheet4U.com

PLL103-04 - 1-to-4 Clock Distribution Buffer

General Description

The PLL103-04 is a 1-to-4 Clock Distribution Buffer, reproducing the reference input frequency (FIN) at 4 different outputs.

It is designed to minimize skew between outputs and provides TTL and CMOS compatible output levels.

An output enable selector is available to tri-state all outputs.

Key Features

  • 4 outputs identical to FIN. Low skew (< 250 ps between outputs). Input / Output frequency range 0.
  • 160 MHz 25mA drive capability at TTL levels. 70mA drive capability at CMOS levels. Output enable mode available to tri-state all outputs. www. DataSheet4U. com.
  • 3.3V operation.
  • Available in 8-Pin 150mil SOIC.
  • PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL103-04
Manufacturer PhaseLink Corporation
File Size 150.92 KB
Description 1-to-4 Clock Distribution Buffer
Datasheet download datasheet PLL103-04 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL1070A PHASE LOCKED LOOP Z-Communications
PLL1700 MULTI-CLOCK GENERATOR Burr-Brown
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL103-01 Low Skew Buffer
PLL103-02 DDR SDRAM Buffer
PLL103-03 DDR SDRAM Buffer
PLL103-05 1-to-5 Clock Distribution Buffer
PLL103-06 DDR SDRAM Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Preliminary PLL103-04 1-to-4 Clock Distribution Buffer FEATURES 4 outputs identical to FIN. Low skew (< 250 ps between outputs). Input / Output frequency range 0 – 160 MHz 25mA drive capability at TTL levels. 70mA drive capability at CMOS levels. Output enable mode available to tri-state all outputs. www.DataSheet4U.com • 3.3V operation. • Available in 8-Pin 150mil SOIC. • • • • • • PIN CONFIGURATION FIN CLK1 CLK2 CLK3 1 8 OE^ VDD GND CLK4 PLL103-04 2 3 4 7 6 5 FIN = 0 ~ 160 Mhz Note: ^: Internal pull-up (30k Ω ) DESCRIPTIONS The PLL103-04 is a 1-to-4 Clock Distribution Buffer, reproducing the reference input frequency (FIN) at 4 different outputs. It is designed to minimize skew between outputs and provides TTL and CMOS compatible output levels.