Datasheet4U.com

PLL103-04 Datasheet

Manufacturer: PhaseLink Corporation

PLL103-04 datasheet preview

Datasheet Details

Part number	PLL103-04
Datasheet	PLL103-04_PhaseLinkCorporation.pdf
File Size	150.92 KB
Manufacturer	PhaseLink Corporation
Description	1-to-4 Clock Distribution Buffer

PLL103-04 Overview

Input Clock Frequency (FIN range 0 ~ 160MHz). Tri-states all outputs if low. Ratings PARAMETERS Supply Voltage Range Input Voltage Range Output Voltage.

PLL103-04 Key Features

160 MHz 25mA drive capability at TTL levels. 70mA drive capability at CMOS levels. Output enable mode available to tri-s
3.3V operation
Available in 8-Pin 150mil SOIC

More Datasheets from PhaseLink Corporation

See all PhaseLink Corporation datasheets

Part Number	Description
PLL103-01	Low Skew Buffer
PLL103-02	DDR SDRAM Buffer
PLL103-03	DDR SDRAM Buffer
PLL103-05	1-to-5 Clock Distribution Buffer
PLL103-06	DDR SDRAM Buffer
PLL103-07	2 DIMM DDR Fanout Buffer
PLL103-11	Low Skew Buffers
PLL103-53	DDR SDRAM Buffer
PLL102-03	Low Skew Output Buffer
PLL102-04	Low Skew Output Buffer

PLL103-04 Distributor