PLL103-04 Overview
Description
The PLL103-04 is a 1-to-4 Clock Distribution Buffer, reproducing the reference input frequency (FIN) at 4 different outputs. It is designed to minimize skew between outputs and provides TTL and CMOS compatible output levels.
Key Features
- 3.3V operation
- Available in 8-Pin 150mil SOIC