Datasheet4U Logo Datasheet4U.com

PLL103-11 - Low Skew Buffers

General Description

O O O I B I P P P P SDRAM Byte0 Clock outputs.

SDRAM Byte1 Clock outputs.

SDRAM Byte2 Clock outputs.

Key Features

  • Generates 13 copies of High-speed clock inputs. Supports up to three SDRAM DIMMS synchronous clocks.
  • Supports 2-wire I2C serial bus interface with readback.
  • 50% duty cycle with low jitter.
  • Less than 5ns delay. www. DataSheet4U. com.
  • Skew between any outputs is less than 250 ps.
  • Tri-state pin for testing.
  • Frequency up to 150 MHz.
  • 3.0V-3.7V Supply range.
  • Available in 28-pin 300mil SOIC package.
  • PIN CO.

📥 Download Datasheet

Datasheet Details

Part number PLL103-11
Manufacturer PhaseLink Corporation
File Size 178.80 KB
Description Low Skew Buffers
Datasheet download datasheet PLL103-11 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PLL103-11 Low Skew Buffers FEATURES Generates 13 copies of High-speed clock inputs. Supports up to three SDRAM DIMMS synchronous clocks. • Supports 2-wire I2C serial bus interface with readback. • 50% duty cycle with low jitter. • Less than 5ns delay. www.DataSheet4U.com • Skew between any outputs is less than 250 ps. • Tri-state pin for testing. • Frequency up to 150 MHz. • 3.0V-3.7V Supply range. • Available in 28-pin 300mil SOIC package.