Datasheet4U Logo Datasheet4U.com

PLL130-69 - High Speed Translator Buffers

Download the PLL130-69 datasheet PDF. This datasheet also covers the PLL130-68 variant, as both devices belong to the same high speed translator buffers family and are provided as variant models within a single manufacturer datasheet.

General Description

The PLL130-68 and PLL130-69 are low cost, high performance, high speed, translator buffers that reproduce any input frequency from DC to 1.0GHz.

They provide a pair of differential outputs (PECL for PLL130-68 or LVDS for PLL13069).

Key Features

  • Differential PECL (PLL130-68) or LVDS (PLL130-69) output.
  • Accepts any single-ended REFIN input (with as low as 100mV swing).
  • Internal AC coupling of REFIN.
  • Input range from 1.0MHz to 1.0 GHz.
  • No Vref required. www. DataSheet4U. com.
  • No external current source required.
  • 2.5 to 3.3V operation.
  • Available in 3x3mm QFN.
  • PIN.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PLL130-68_PhaseLinkCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number PLL130-69
Manufacturer PhaseLink Corporation
File Size 257.51 KB
Description High Speed Translator Buffers
Datasheet download datasheet PLL130-69 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL1070A PHASE LOCKED LOOP Z-Communications
PLL1700 MULTI-CLOCK GENERATOR Burr-Brown
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL130-68 High Speed Translator Buffers
PLL130-05 High Speed Translator Buffer to PECL
PLL130-07 High Speed Translator Buffer to CMOS
PLL130-08 High Speed Translator Buffer to PECL
PLL130-09 High Speed Translator Buffer to LVDS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PLL130-68/-69 High Speed Translator Buffers: Single ended to PECL or LVDS FEATURES Differential PECL (PLL130-68) or LVDS (PLL130-69) output. • Accepts any single-ended REFIN input (with as low as 100mV swing). • Internal AC coupling of REFIN • Input range from 1.0MHz to 1.0 GHz. • No Vref required. www.DataSheet4U.com • No external current source required. • 2.5 to 3.3V operation. • Available in 3x3mm QFN. • PIN CONFIGURATION (TOP VIEW) Q_bar VDD 13 NC REFIN NC NC 1 2 3 4 16 15 NC 14 Q 12 11 10 9 NC Q Q_bar OESEL PLL130-6x 5 6 7 8 GND NC DESCRIPTION The PLL130-68 and PLL130-69 are low cost, high performance, high speed, translator buffers that reproduce any input frequency from DC to 1.0GHz. They provide a pair of differential outputs (PECL for PLL130-68 or LVDS for PLL13069).