PLL601-01 - Low Phase Noise PLL Clock Multiplier

Product Overview

PhaseLink

Part number	PLL601-01
Manufacturer	PhaseLink
File Size	196.55 KB
Description	Low Phase Noise PLL Clock Multiplier
Datasheet	PLL601-01 Datasheet
Additional preview pages of the PLL601-01 datasheet.

The PLL601-01 is a low cost, high performance and low phase noise clock synthesizer.

e h.
Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 10-27MHz fundamental crystal or.
Reference a clock. . D crystal load capacitor: no external.
Integrated w load capacitor required. w.
Output clocks up to 160MHz at 3.3V. w.
Low phase noise.
Output Enable function tri-state outputs. Low jitter: Less than 60 ps cycle to cycle. Advanced, low power, sub-micron CMOS process. 3.3V op.

📁 Similar Datasheet

PLL0210A - PHASE LOCKED LOOP (Z-Communications)
PLL0930A - PHASE LOCKED LOOP (Z-Communications)
PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

Other Datasheets by PhaseLink

Published: Feb 10, 2006 |