Datasheet4U Logo Datasheet4U.com
PhaseLink logo

PLL620-09 Datasheet

Manufacturer: PhaseLink

This datasheet includes multiple variants, all published together in a single manufacturer document.

PLL620-09 datasheet preview

Datasheet Details

Part number PLL620-09
Datasheet PLL620-09 PLL620-05 Datasheet (PDF)
File Size 180.03 KB
Manufacturer PhaseLink
Description (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-09 page 2 PLL620-09 page 3

PLL620-09 Overview

GND (except pin 12 on PLL620-06: This pin has an internal pullup that will default DRIVSEL to ‘1’ when not connect to GND. CMOS output of PLL620-06 will be high drive CMOS when DRIVSEL is set to ‘0’, and will be standard CMOS otherwise.

PhaseLink logo - Manufacturer

More Datasheets from PhaseLink

See all PhaseLink datasheets

Part Number Description
PLL620-00 Low Phase Noise XO
PLL620-05 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-06 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-07 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-08 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-20 Low Phase Noise XO
PLL620-80 Low Phase Noise XO
PLL600-10 (PLL600-10/20/30) Ultra Low Current XO
PLL600-17 (PLL600-17/27/37) Ultra Low Current XO
PLL600-20 (PLL600-10/20/30) Ultra Low Current XO

PLL620-09 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts