Datasheet4U Logo Datasheet4U.com

74F385 - Quad serial adder/subtractor

General Description

The 74F385 contains four independent adder/subtractor elements with common Clock and Master Reset.

Each adder/subtractor contains a sum flop-flop and a carry flip-flop for synchronous operations.

Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal.

Key Features

  • Four independent adders/subtractors.
  • Two’s complement arithmetic.
  • Synchronous operation.
  • Common Clear and Clock.
  • 74F385 is designed for use with serial multipliers in implementing digital filters and butterfly networks in fast Fourier transforms PIN.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F38 Quadruple 2-Input Positive-NAND Buffers Texas Instruments
74F38 Quad Two-Input NAND Buffer National Semiconductor
74F38 Quad Two-Input NAND Buffer Fairchild
74F381 4-Bit Arithmetic Logic Fairchild
74F382 4-Bit Arithmetic Logic Fairchild

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74F38 Quad 2-input NAND buffer
74F381 Arithmetic Logic
74F382 Arithmetic Logic
74F3893 Quad futurebus backplane transceiver
74F30 8-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Philips Semiconductors Product specification Quad serial adder/subtractor 74F385 FEATURES • Four independent adders/subtractors • Two’s complement arithmetic • Synchronous operation • Common Clear and Clock • 74F385 is designed for use with serial multipliers in implementing digital filters and butterfly networks in fast Fourier transforms PIN CONFIGURATION CP 1 F0 2 S0 3 B0 4 A0 5 A1 6 20 V CC 19 F3 18 S3 17 B3 16 A3 15 A2 14 B2 13 S2 12 F2 11 MR DESCRIPTION The 74F385 contains four independent adder/subtractor elements with common Clock and Master Reset. Each adder/subtractor contains a sum flop-flop and a carry flip-flop for synchronous operations. Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal.