Datasheet4U Logo Datasheet4U.com

74F5074 - Synchronizing dual D-type flip-flop/clock driver

General Description

COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C 14 pin plastic DIP 14 pin plastic SO N74F5074N N74F5074D SOT27-1 SOT108-1 VCC = Pin 14 GND = Pin 7 1 11 10 13 PKG DWG # 5 6 9 8 SF00583 INPUT AND OUTPUT LOADING AND FAN OUT TABLE PINS DESCRIPTION 74F (U.L.) HIGH/ LOW 1.0/0.4

Key Features

  • Metastable immune characteristics.
  • Output skew guaranteed less than 1.5ns.
  • High source current (IOH = 15mA) ideal for clock driver.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F51 Dual 2-Wide 2-Input 2-Wide 3-Input AND-OR-Invert Gate Fairchild
74F521 8-Bit Identity Comparator Fairchild
74F521 8-Bit Identity Comparator National
74F521 8-Bit Identity Comparators Texas Instruments
74F524 8-Bit Registered Comparator Fairchild

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74F50728 Synchronizing cascaded dual positive edge-triggered D-type flip-flop
74F50729 Synchronizing dual D-type flip-flop
74F50109 Synchronizing dual J-K positive edge-triggered flip-flop
74F51 Dual 2-wide 2-input / 2-wise 3-input AND-OR-invert gate
74F521 8-bit identity comparator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS www.DataSheet4U.com 74F5074 Synchronizing dual D-type flip-flop/clock driver Product specification IC15 Data Handbook 1990 Sep 14 Philips Semiconductors Philips Semiconductors Product specification Synchronizing dual D-type flip-flop/clock driver 74F5074 FEATURES • Metastable immune characteristics • Output skew guaranteed less than 1.5ns • High source current (IOH = 15mA) ideal for clock driver applications PIN CONFIGURATION RD0 1 D0 2 CP0 3 SD0 4 Q0 5 Q0 6 14 VCC 13 RD1 12 D1 11 CP1 10 SD1 9 Q1 8 Q1 • Pin out compatible with 74F74 • 74F50728 for synchronizing cascaded D–type flip–flop • See 74F50729 for synchronizing dual D–type flip–flop with edge–triggered set and reset www.DataSheet4U.