Datasheet4U Logo Datasheet4U.com

74HC297 - Digital phase-locked-loop filter

General Description

The 74HC/HCT297 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard no.

7A.

Key Features

  • Digital design avoids analog compensation errors.
  • Easily cascadable for higher order loops.
  • Useful frequency range:.
  • DC to 55 MHz typical (K-clock).
  • DC to 35 MHz typical (I/D-clock).
  • Dynamically variable bandwidth.
  • Very narrow bandwidth attainable.
  • Power-on reset.
  • Output capability: standard/bus driver.
  • ICC category: MSI.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT297 Digital phase-locked-loop filter Product specification File under Integrated Circuits, IC06 September 1993 Philips Semiconductors Product specification Digital phase-locked-loop filter FEATURES • Digital design avoids analog compensation errors • Easily cascadable for higher order loops • Useful frequency range: – DC to 55 MHz typical (K-clock) – DC to 35 MHz typical (I/D-clock) • Dynamically variable bandwidth • Very narrow bandwidth attainable • Power-on reset • Output capability: standard/bus driver • ICC category: MSI GENERAL DES