Download 74HCT238 Datasheet PDF
74HCT238 page 2
Page 2
74HCT238 page 3
Page 3

74HCT238 Description

The 74HC/HCT238 are high-speed Si-gate CMOS devices and are pin patible with low power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard no. The 74HC/HCT238 decoders accept three binary weighted address inputs (A0, A1, A2) and when enabled, QUICK REFERENCE DATA GND = 0.

74HCT238 Key Features

  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Active HIGH mutually exclusive outputs
  • Output capability: standard