Datasheet4U Logo Datasheet4U.com

PLS153A - Programmable logic arrays 18 × 42 × 10

Datasheet Summary

Description

The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B).

Features

  • Field-Programmable (Ni-Cr links).
  • 8 inputs.
  • 42 AND gates.
  • 10 OR gates.
  • 10 bidirectional I/O lines.
  • Active-High or -Low outputs.
  • 42 product terms:.
  • 32 logic terms.
  • 10 control terms PIN.

📥 Download Datasheet

Datasheet preview – PLS153A

Datasheet Details

Part number PLS153A
Manufacturer Philips
File Size 144.35 KB
Description Programmable logic arrays 18 × 42 × 10
Datasheet download datasheet PLS153A Datasheet
Additional preview pages of the PLS153A datasheet.

📁 Similar Datasheet

  • PLS155 - Programmable Logic Sequencer (NXP)
  • PLS159A - Programmable logic sequencer 16 x 45 x 12 (NXP)
  • PLS100 - (PLS100 / PLS101) Programmable logic arrays (NXP)
  • PLS101 - (PLS100 / PLS101) Programmable logic arrays (NXP)
  • PLS103 - Field Programmable Gate Array (Signetics)
  • PLS105 - Field-Programmable Logic Sequencer (NXP)
  • PLS167 - FIELD PROGRAMMABLE LOGIC SEQUENCER (NXP)
  • PLS167A - FIELD PROGRAMMABLE LOGIC SEQUENCER (NXP)
  • PLS168 - FIELD PROGRAMMABLE LOGIC SEQUENCER (NXP)
  • PLS173 - Programmable logic array (NXP)
Other Datasheets by Philips

    Full PDF Text Transcription

    Click to expand full text
    Philips Semiconductors Programmable Logic Devices Product specification Programmable logic arrays (18 × 42 × 10) PLS153/A DESCRIPTION The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs. On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates.
    Published: |