Datasheet4U Logo Datasheet4U.com

MJ1472 - PCM RECEIVING

Key Features

  • Line Time Generation (From 9 Stage Clock Driven Counter).
  • Line Timing, Frame Alignment.
  • Alarm Signals FAT + MIR, ATL, AW, EPAT.
  • Test Points TP1, TP2, TP3, MR.
  • Inputs and Outputs LSTTL Compatible OG24 Fig. 1 Pin connections (top view) ,--------TPl TP2 TI'3 MiA 0-----, I DIN (2.048MHz) I I I I I I CKL (2.048MHz)I I I I I -- Vcco--. v.
  • L - _ _ _ - - '1_-;. . ATL AW ---r------~ EPAT L - - - - - - + - - - -__-o FAT+ MIR I I OA L.

📥 Download Datasheet

Datasheet Details

Part number MJ1472
Manufacturer Plessey
File Size 101.75 KB
Description PCM RECEIVING
Datasheet download datasheet MJ1472 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
e ________ !:~!!!!! MJ1472 A_DV_A_N_C_E_IN_F_OR_M_A_T_IO_N Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status. MJ1472 PCM RECEIVING CIRCUIT The MJ1471/1742/1473 circuits have been designed specifically for use in 30 channel PCM systems. All circuits conform to the appropriate CCITT recommendations. The range of circuits is realised in N-channel MOS technology.