HYS72T64020HU
features for average self refresh and self refresh rate to Feature list Chapter 3 Chapter 3 Chapter 4 Chapter 4 Chapter 5 Updated IDD Currents Corrected note 4
- Table 18 Updated SPD Codes SPD Codes update: Byte 49 Bit 0 = 1 (High T_SRFEntry) for all product types Package Outlines updated
Previous Revision: 2006-04, Rev. 1.4
Previous Revision: 2005-09, Rev. 1.3
Previous Revision: 2005-05, Rev. 1.2
We Listen to Your ments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda. qag_techdoc_rev400 / 3.2 QAG / 2006-08-07 03062006-0GN5-WTPW
Internet Data Sheet w w w . D a t a S h e e t 4 U . c
HYS[64/72]T[16/32/64]0xx HU- [2.5/../5]- A Unbuffered DDR2 SDRAM Modules
Overview
This chapter gives an overview of the 1.8 V 240-Pin Unbuffered DDR2 SDRAM Modules product family and...
