HYB25DC512160B - 512-Mbit Double-Data-Rate SDRAM

Product Overview

Qimonda

Part number	HYB25DC512160B
Manufacturer	Qimonda
File Size	1.97 MB
Description	512-Mbit Double-Data-Rate SDRAM
Datasheet	HYB25DC512160B Datasheet
Additional preview pages of the HYB25DC512160B datasheet.

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits.

It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.

This chapter lists all main features of the product family HYB25DC512[80/16]0B[E/F] and the ordering information. Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data mask (DM) for write data DLL al.

📁 Similar Datasheet

Other Datasheets by Qimonda

Published: Apr 12, 2009 |