Datasheet4U Logo Datasheet4U.com

V7001 - SDR-SDRAM Memory Controller

Datasheet Summary

Description

Document Self checking Verification Suite Synthesis Scripts

QualCore Logic, Inc.

Features

  • JEDEC standard SDR-SDRAM supported.
  • Transaction pipeline for maximum utilization of the Memory Bus.
  • 3 Request buffers for transaction pipeline.
  • Supports CAS latencies of 1, 2 and 3.
  • 4 or 8 beat burst transactions supported.
  • Supports up to 4 chip selects of Memory devices.
  • Page mode support for up to 16 open pages.
  • Supports flexible Row and Column addressing.
  • Supports up to 4GB of Memory Address space.
  • Supp.

📥 Download Datasheet

Datasheet preview – V7001

Datasheet Details

Part number V7001
Manufacturer Qualcore
File Size 67.03 KB
Description SDR-SDRAM Memory Controller
Datasheet download datasheet V7001 Datasheet
Additional preview pages of the V7001 datasheet.
Other Datasheets by Qualcore

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.
Published: |