Datasheet4U Logo Datasheet4U.com

HD74LS138 - 3-Line-to-8-Line Decoders/Demultiplexers

Key Features

  • Ordering Information Part Name HD74LS138P HD74LS138FPEL HD74LS138RPEL Package Type DILP-16 pin SOP-16 pin (JEITA) SOP-16 pin (JEDEC) Package Code (Previous Code) PRDP0016AE-B (DP-16FV) PRSP0016DH-B (FP-16DAV) Package Abbreviation P FP Taping Abbreviation (Quantity) EL (2,000 pcs/reel) EL (2,500 pcs/reel) PRSP0016DG-A RP (FP-16DNV) Note: Please consult the sales office for the above package availability. Pin Arrangement A Select Inputs B C G2A Enable Inputs G2B G1 1 A 2 3 4 5 6 7 8.

📥 Download Datasheet

Datasheet Details

Part number HD74LS138
Manufacturer Renesas
File Size 134.81 KB
Description 3-Line-to-8-Line Decoders/Demultiplexers
Datasheet download datasheet HD74LS138 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LS138 3-Line-to-8-Line Decoders/Demultiplexers Hitachi Semiconductor
HD74LS13 Dual 4-input Positive NAND Schmitt Triggers Hitachi Semiconductor
HD74LS132 Quadruple 2-input Positive NAND Schmitt-triggers Hitachi Semiconductor
HD74LS132 Quadruple 2-Input Positive NAND Schmitt-triggers Renesas
HD74LS132P Quadruple 2-Input Positive NAND Schmitt-triggers Renesas

Other Datasheets by Renesas

Part Number Description
HD74LS138P 3-Line-to-8-Line Decoders/Demultiplexers
HD74LS165A Parallel-Load 8-bit Shift Register
HD74LS165AP Parallel-Load 8-bit Shift Register
HD74LV1G02A 2-input NOR Gate
HD74LV1G04A Inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com HD74LS138 3-Line-to-8-Line Decoders / Demultiplexers REJ03D0434–0300 Rev.3.00 Jul.13.2005 The HD74LS138 decodes one-of-eight line dependent on the conditions at the three binaly select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.