RD74LVC126B - Quad. Bus Buffer Gates

Product Overview

Renesas Technology

Part number	RD74LVC126B
Manufacturer	Renesas Technology
File Size	124.92 KB
Description	Quad. Bus Buffer Gates
Datasheet	RD74LVC126B Datasheet
Additional preview pages of the RD74LVC126B datasheet.

The RD74LVC126B has four bus buffer gates in a 14 pin package.

The device requires the three state control input OE to be taken low to put the output into the high impedance condition.

VCC = 1.65 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±12 mA (@VCC = 2.7 V) ±24 mA (@VCC = 3.0 V to 5.5 V).
Ordering Information Part Name RD74LVC126BFPEL RD74LVC126BTELL Package Type SOP.
14 pin (JEITA) TSSOP.
1.

📁 Similar Datasheet

Other Datasheets by Renesas Technology

Published: Apr 15, 2010 |