5P49V5943 Datasheet PDF (Programmable Clock Generator)

5P49V5943 - Programmable Clock Generator

Description

The 5P49V5943 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications.

Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface.

Features

Generates up to two independent output frequencies.
High performance, low phase noise PLL,.

Datasheet Details

Part number	5P49V5943
Manufacturer	Renesas Electronics
File Size	580.81 KB
Description	Programmable Clock Generator
Datasheet	5P49V5943 Datasheet
Additional preview pages of the 5P49V5943 datasheet.

📁 Similar Datasheet

5P49V5943 - Programmable Clock Generator (Integrated Device Technology)

5P49V5944 - Programmable Clock Generator (Integrated Device Technology)

5P49V5901 - Programmable Clock Generator (Integrated Device Technology)

5P49V5907 - Programmable Clock Generator (Integrated Device Technology)

5P49V5908 - Programmable Clock Generator (Integrated Device Technology)

5P49V5913 - Programmable Clock Generator (Integrated Device Technology)

5P49V5914 - Programmable Clock Generator (Integrated Device Technology)

5P49V5923 - Programmable Clock Generator (Integrated Device Technology)

5P49V5925 - Programmable Clock Generator (Integrated Device Technology)

5P49V5927 - Programmable Clock Generator (Integrated Device Technology)

Full PDF Text Transcription

Click to expand full text

Programmable Clock Generator 5P49V5943 DATASHEET Description The 5P49V5943 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. This is IDTs fifth generation of programmable clock technology (VersaClock® 5). The frequencies are generated from a single input reference clock. Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping.

Published: Jan 28, 2020 |