Datasheet4U Logo Datasheet4U.com

70V3589 - HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM

This page provides the datasheet information for the 70V3589, a member of the 70V3599 HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM family.

Datasheet Summary

Description

The IDT70V3599/89 is a high-speed 128/64K x 36 bit synchronous Dual-Port RAM.

The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports.

Registers on control, data, and address inputs provide minimal setup and hold times.

Features

  • True Dual-Port memory cells which allow simultaneous access of the same memory location.
  • High-speed data access.
  • Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max. ).
  • Industrial: 4.2ns (133MHz) (max. ).
  • Selectable Pipelined or Flow-Through output mode.
  • Counter enable and repeat features.
  • Dual chip enables allow for depth expansion without additional logic.
  • Full synchronous operation on both ports.
  • 6ns cycle time, 166MHz operation (12Gbps band.

📥 Download Datasheet

Datasheet preview – 70V3589

Datasheet Details

Part number 70V3589
Manufacturer Renesas
File Size 474.15 KB
Description HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM
Datasheet download datasheet 70V3589 Datasheet
Additional preview pages of the 70V3589 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE 70V3599/89S Features: ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location ◆ High-speed data access – Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.) – Industrial: 4.2ns (133MHz) (max.) ◆ Selectable Pipelined or Flow-Through output mode ◆ Counter enable and repeat features ◆ Dual chip enables allow for depth expansion without additional logic ◆ Full synchronous operation on both ports – 6ns cycle time, 166MHz operation (12Gbps bandwidth) – Fast 3.6ns clock to data out – 1.7ns setup to clock and 0.
Published: |