Datasheet4U Logo Datasheet4U.com

82C89 - CMOS Bus Arbiter

General Description

VCC: The +5V Power supply pin.

A 0.1F capacitor between pins 10 and 20 is recommended for decoupling.

GROUND.

Key Features

  • Pin Compatible with Bipolar 8289.
  • Performance Compatible with: - 80C86/80C88.
  • (5/8MHz).
  • Provides Multi-Master System Bus Control and Arbitration.
  • Provides Simple Interface with 82C88/8288 Bus Controller.
  • Synchronizes 80C86/8086, 80C88/8088 Processors with Multi-Master Bus.
  • Bipolar Drive Capability.
  • Four Operating Modes for Flexible System Configuration.
  • Low Power Operation - ICCSB.

📥 Download Datasheet

Datasheet Details

Part number 82C89
Manufacturer Renesas
File Size 717.73 KB
Description CMOS Bus Arbiter
Datasheet download datasheet 82C89 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
82C89 CMOS Bus Arbiter Intersil Corporation
82C895 System / Power Management Controller Opti
82C802G System / Power Management Controller Opti
82C802GP System / Power Management Controller Opti
82C814 Docking Station Controller Preliminary Data Book Opti

Other Datasheets by Renesas

Part Number Description
82C82 CMOS Octal Latching Bus Driver
82C84A CMOS Clock Generator Driver
82C85 CMOS Static Clock Controller/Generator
82C86H CMOS Octal Bus Transceiver
82C88 CMOS Bus Controller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
82C89 CMOS Bus Arbiter The Intersil 82C89 Bus Arbiter is manufactured using a selfaligned silicon gate CMOS process (Scaled SAJI IV). This circuit, along with the 82C88 bus controller, provides full bus arbitration and control for multi-processor systems. The 82C89 is typically used in medium to large 80C86 or 80C88 systems where access to the bus by several processors must be coordinated. The 82C89 also provides high output current and capacitive drive to eliminate the need for additional bus buffering. Static CMOS circuit design insures low operating power. The advanced Intersil SAJI CMOS process results in performance equal to or greater than existing equivalent products at a significant power savings. Ordering Information PART NUMBER PART TEMP. PKG.