Datasheet4U Logo Datasheet4U.com

82P33831 - Synchronization Management

Datasheet Summary

Features

  • Composite clock inputs (IN1 and IN2) accept 64 kHz synchronization interface signals per ITU-T G.703.
  • Differential reference inputs (IN3 to IN8) accept clock frequencies between 1 PPS and 650 MHz.
  • Single ended inputs (IN9 to IN14) accept reference clock frequencies between 1 PPS and 162.5 MHz.
  • Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any clock reference input.
  • Reference monitors qualify/disqualify references depending on activity,.

📥 Download Datasheet

Datasheet preview – 82P33831

Datasheet Details

Part number 82P33831
Manufacturer Renesas
File Size 1.31 MB
Description Synchronization Management
Datasheet download datasheet 82P33831 Datasheet
Additional preview pages of the 82P33831 datasheet.

📁 Similar Datasheet

  • 82P33831 - Synchronization Management (Integrated Device Technology)
  • 82P33810 - Synchronization Management Unit (Integrated Device Technology)
  • 82P33813 - Synchronization Management Unit (Integrated Device Technology)
  • 82P33814 - Synchronization Management Unit (Integrated Device Technology)
  • 82P33714 - Synchronous Equipment Timing Source (Integrated Device Technology)
  • 82P33724 - Port Synchronizer (Integrated Device Technology)
  • 82P33731 - Synchronous Equipment Timing Source (Integrated Device Technology)
  • 82P33741 - Port Synchronizer (IDT)
  • 82P33910 - Synchronization System (IDT)
  • 82P33910-1 - Synchronization System (IDT)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Synchronization Management Unit for IEEE 1588 and 10G/40G/100G Synchronous Ethernet 82P33831 Datasheet HIGHLIGHTS • Synchronization Management Unit (SMU) provides tools to manage physical layer and packet based synchronous clocks for IEEE 1588 / PTP Telecom Profile applications • Supports independent IEEE 1588 and Synchronous Ethernet (SyncE) timing paths • Combo mode provides SyncE physical layer frequency support for IEEE 1588 Telecom Boundary Clocks (T-BC) and Telecom Time Slave Clocks (T-TSC) per G.8273.2 • Digital PLL 1 (DPLL1) and DPLL 2 can be configured as Digitally Controlled Oscillators (DCOs) for PTP clock synthesis • DCO frequency resolution is [(77760 / 1638400) * 2^-48] or ~1.686305041e-10 ppm • DPLL1 and DPLL2 generate G.
Published: |