Datasheet4U Logo Datasheet4U.com

831742I - Differential Clock/Data Multiplexer

Datasheet Summary

Description

The 831742I is a high-performance, differential HCSL clock/data multiplexer and fanout buffer.

The device is designed for the multiplexing and fanout of high-frequency clock and data signals.

The device has four differential, selectable clock/data inputs.

Features

  • 4:2 differential clock/data multiplexer with fanout.
  • Four selectable, differential input pairs.
  • Each differential input pair can accept the following levels: HCSL, LVDS and LVPECL.
  • Two differential HCSL output pairs.
  • Maximum input/output clock frequency: 700MHz.
  • Maximum input/output data rate: 1400Mb/s (NRZ).
  • LVCMOS interface levels for all control inputs.
  • PCI Express (2.5Gb/s), Gen2 (5 Gb/s), Gen3 (8 Gb/s) and Gen4 (16 Gb/.

📥 Download Datasheet

Datasheet preview – 831742I

Datasheet Details

Part number 831742I
Manufacturer Renesas
File Size 1.38 MB
Description Differential Clock/Data Multiplexer
Datasheet download datasheet 831742I Datasheet
Additional preview pages of the 831742I datasheet.

📁 Similar Datasheet

  • 831742I - 4:2 Differential Clock/Data Multiplexer (IDT)
  • 831724 - Differential Clock/Data Multiplexer (IDT)
  • 831752 - Clock Switch (IDT)
  • 8310 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8311 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8312 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8312 - 1-to-12 LVCMOS/LVTTL Fanout Buffer (IDT)
  • 8312I - 1-to-12 LVCMOS/LVTTL Fanout Buffer (IDT)
  • 831A - SILICON 28V HYPERABRUPT VARACTOR DIODES (Zetex Semiconductors)
  • 831A-x - 83 Series Molded Dip Thru-Hole and Surface Mount Dry Reed Relays (Gordos)
Other Datasheets by Renesas
  • 831752 - Clock Switch
  • 83115 - 1-TO-16 LVCMOS/LVTTL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
4:2 Differential Clock/Data Multiplexer 831742I Datasheet Description The 831742I is a high-performance, differential HCSL clock/data multiplexer and fanout buffer. The device is designed for the multiplexing and fanout of high-frequency clock and data signals. The device has four differential, selectable clock/data inputs. The selected input signal is distributed to two low-skew differential HCSL outputs. Each input pair accepts HCSL, LVDS and LVPECL levels. The 831742I is characterized to operate from a 3.3V power supply. Guaranteed input, output-to-output and part-to-part skew characteristics make the 831742I ideal for those clock and data distribution applications demanding well-defined performance and repeatability.
Published: |