Datasheet4U Logo Datasheet4U.com

831752 - Clock Switch

Description

The 831752 is a high-performance, differential HCSL clock switch.

The device is designed for the routing of PCIe clock signals in ATCA/AMC system and is optimized for PCIe Gen 1, Gen 2 and Gen 3.

Features

  • Clock switch for PCIe and ATCA/AMC.

📥 Download Datasheet

Datasheet preview – 831752

Datasheet Details

Part number 831752
Manufacturer Renesas
File Size 647.44 KB
Description Clock Switch
Datasheet download datasheet 831752 Datasheet
Additional preview pages of the 831752 datasheet.

📁 Similar Datasheet

  • 831752 - Clock Switch (IDT)
  • 831724 - Differential Clock/Data Multiplexer (IDT)
  • 831742I - 4:2 Differential Clock/Data Multiplexer (IDT)
  • 8310 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8311 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8312 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8312 - 1-to-12 LVCMOS/LVTTL Fanout Buffer (IDT)
  • 8312I - 1-to-12 LVCMOS/LVTTL Fanout Buffer (IDT)
  • 831A - SILICON 28V HYPERABRUPT VARACTOR DIODES (Zetex Semiconductors)
  • 831A-x - 83 Series Molded Dip Thru-Hole and Surface Mount Dry Reed Relays (Gordos)
Other Datasheets by Renesas
  • 831742I - Differential Clock/Data Multiplexer
  • 83115 - 1-TO-16 LVCMOS/LVTTL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
Clock Switch for ATCA/AMC and PCIe Applications 831752 Data Sheet General Description The 831752 is a high-performance, differential HCSL clock switch. The device is designed for the routing of PCIe clock signals in ATCA/AMC system and is optimized for PCIe Gen 1, Gen 2 and Gen 3. The device has one differential, bi-directional I/O (FCLK) for connection to ATCA clock sources and to clock receivers through a connector. The differential clock input CLK is the local clock input and the HCSL output Q is the local clock output. In the common clock mode, FCLK serves as an input and is routed to the differential HCSL output Q. There are two local clock modes. In the local clock mode 0, CLK is the input, Q is the clock output and FCLK is in high-impedance state.
Published: |