Datasheet4U Logo Datasheet4U.com

8531-01 - Differential-to3.3V LVPECL Fanout Buffer

Description

The 8531-01 is a low skew, high performance 1 - t o - 9 D i f fe r e n t i a l - t o - 3 .

3 V LV P E C L Fa n o u t Buffer and a member of the family of High Pe r fo r m a n c e C l o ck S o l u t i o n s f r o m I D T.

T h e 8531-01 has two selectable clock inputs.

Features

  • Nine differential 3.3V LVPECL outputs.
  • Selectable differential CLK, nCLK or LVPECL clock inputs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL.
  • Maximum output frequency: 500MHz.
  • Translates any single ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK input.
  • Additive phase jitt.

📥 Download Datasheet

Datasheet preview – 8531-01

Datasheet Details

Part number 8531-01
Manufacturer Renesas
File Size 377.02 KB
Description Differential-to3.3V LVPECL Fanout Buffer
Datasheet download datasheet 8531-01 Datasheet
Additional preview pages of the 8531-01 datasheet.

📁 Similar Datasheet

  • 85311I - LVPECL/ ECL Fanout Buffer (IDT)
  • 8531X01 - S1T8531X01 (Samsung semiconductor)
  • 8530I-01 - 1-to-16 Differential-to-3.3V LVPECL Fanout Buffer (IDT)
  • 85352 - LVPECL Clock Buffer (IDT)
  • 85356 - Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer (IDT)
  • 853S01 - 2:1 Differential-to-LVPECL Multiplexer (IDT)
  • 853S011B - LVPECL/ ECL Fanout Buffer (IDT)
  • 853S058 - LVPECL/ECL Clock Multiplexer (IDT)
  • 853S111B - LVPECL/ECL Fanout Buffer (IDT)
Other Datasheets by Renesas
  • 85310I-11 - 2.5V LVPECL/ECL Fanout Buffer
  • 853S01 - Differential-to-LVPECL Multiplexer
  • 853S057 - LVPECL/ECL Clock Data Multiplexer
  • 853S058 - LVPECL/ECL Clock Multiplexer
  • 853S202 - 2.5V LVPECL Multiplexer

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-9, Differential-to3.3V LVPECL Fanout Buffer 8531-01 Data Sheet GENERAL DESCRIPTION The 8531-01 is a low skew, high performance 1 - t o - 9 D i f fe r e n t i a l - t o - 3 . 3 V LV P E C L Fa n o u t Buffer and a member of the family of High Pe r fo r m a n c e C l o ck S o l u t i o n s f r o m I D T. T h e 8531-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output skew and part-to-part skew characteristics make the 8531-01 ideal for high performance workstation and server applications.
Published: |