Datasheet4U Logo Datasheet4U.com

853S058 - LVPECL/ECL Clock Multiplexer

Description

The 853S058 is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL Clock Multiplexer which can operate up to 2.5 GHz.

The 853S058 has 8 differential selectable clock inputs.

The PCLK, nPCLK input pairs can accept LVPECL, LVDS, SSTL or CML levels.

Features

  • High speed 8:1 differential muliplexer.
  • One differential 3.3V or 2.5V LVPECL output pair.
  • Eight selectable differential PCLKx, nPCLKx input pairs.
  • Differential PCLKx, nPCLKx pairs can accept the following interface levels: LVPECL, LVDS, SSTL,CML.
  • Maximum output frequency: 2.5GHz.
  • Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input.
  • Additive phase jitter, RMS: 0.075ps (typical).
  • Part-.

📥 Download Datasheet

Datasheet preview – 853S058

Datasheet Details

Part number 853S058
Manufacturer Renesas
File Size 400.82 KB
Description LVPECL/ECL Clock Multiplexer
Datasheet download datasheet 853S058 Datasheet
Additional preview pages of the 853S058 datasheet.

📁 Similar Datasheet

  • 853S058 - LVPECL/ECL Clock Multiplexer (IDT)
  • 853S01 - 2:1 Differential-to-LVPECL Multiplexer (IDT)
  • 853S011B - LVPECL/ ECL Fanout Buffer (IDT)
  • 853S111B - LVPECL/ECL Fanout Buffer (IDT)
  • 8530I-01 - 1-to-16 Differential-to-3.3V LVPECL Fanout Buffer (IDT)
  • 85311I - LVPECL/ ECL Fanout Buffer (IDT)
  • 8531X01 - S1T8531X01 (Samsung semiconductor)
  • 85352 - LVPECL Clock Buffer (IDT)
  • 85356 - Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer (IDT)
Other Datasheets by Renesas
  • 853S057 - LVPECL/ECL Clock Data Multiplexer
  • 853S01 - Differential-to-LVPECL Multiplexer
  • 853S202 - 2.5V LVPECL Multiplexer
  • 8531-01 - Differential-to3.3V LVPECL Fanout Buffer
  • 85310I-11 - 2.5V LVPECL/ECL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
8:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock Multiplexer 853S058 DATA SHEET General Description The 853S058 is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL Clock Multiplexer which can operate up to 2.5 GHz. The 853S058 has 8 differential selectable clock inputs. The PCLK, nPCLK input pairs can accept LVPECL, LVDS, SSTL or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0, nPCLK0).
Published: |