• Part: 89HPES32H8
  • Description: System Interconnect Switch
  • Manufacturer: Renesas
  • Size: 649.94 KB
Download 89HPES32H8 Datasheet PDF
Renesas
89HPES32H8
89HPES32H8 is System Interconnect Switch manufactured by Renesas.
Overview The 89HPES32H8 is a member of the IDT PRECISE™ family of PCI Express® switching solutions. The PES32H8 is a 32-lane, 8-port system interconnect switch optimized for PCI Express packet switching in highperformance applications, supporting multiple simultaneous peer-topeer traffic flows. Target applications include servers, storage, munications, and embedded systems. Features - High Performance PCI Express Switch - Eight maximum switch ports - Four main ports each of which consists of eight Ser Des - Each x8 main port can further bifurcate to 2 x4-ports - Thirty-two 2.5 Gbps embedded Ser Des - Supports pre-emphasis and receive equalization on per-port basis - Delivers 128 Gbps (16 GBps) aggregate switching capacity - Low-latency cut-through switch architecture - Support for Max Payload Size up to 2048 bytes - Supports two virtual channels and eight traffic classes - PCI Express Base Specification Revision 1.1 pliant - Flexible Architecture with Numerous Configuration Options - Port arbitration schemes utilizing round robin algorithms - Virtual channels arbitration based on priority - Automatic per port link width negotiation to x8, x4, x2 or x1 - Automatic lane reversal on all ports - Automatic polarity inversion on all ports - Supports locked transactions, allowing use with legacy soft- ware - Ability to load device configuration from serial EEPROM - Ability to control device via SMBus - Highly Integrated Solution - Requires no external ponents - Incorporates on-chip internal memory for packet buffering and queueing - Integrates thirty-two 2.5 Gbps embedded full duplex Ser Des, 8B/10B encoder/decoder (no separate transceivers needed) - Reliability, Availability, and Serviceability (RAS) Features - Redundant upstream port failover capability - Internal end-to-end parity protection on all TLPs ensures data integrity even in systems that do not implement end-to-end CRC (ECRC) Block Diagram x8/x4/x2/x1 Ser Des DL/Transaction Layer x8/x4/x2/x1 Ser Des...