8SLVP1102 - 2.5V LVPECL Output Fanout Buffer

Product Overview

Renesas

Part number	8SLVP1102
Manufacturer	Renesas
File Size	0.97 MB
Description	2.5V LVPECL Output Fanout Buffer
Datasheet	8SLVP1102 Datasheet
Additional preview pages of the 8SLVP1102 datasheet.

The 8SLVP1102 is a high-performance differential LVPECL fanout buffer.

The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals.

The 8SLVP1102 is characterized to operate from a 3.3V or 2.5V power supply.

Two low skew, low additive jitter LVPECL output pairs.
Differential PCLK, nPCLK pair can accept the following differential input levels: LVDS, LVPECL, CML.
Maximum input clock frequency: 2GHz.
Output skew: 5ps (typical).
Propagation delay: 250ps (maximum).
Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V, 12kHz.
20MHz: 49fs (maximum).
Full 3.3V or 2.5V supply voltage.
Maximum device current consumption (IEE.

Other Datasheets by Renesas

Published: Jul 14, 2024 |