8SLVP1212 - LVPECL Output Fanout Buffer

Product Overview

Renesas

Part number	8SLVP1212
Manufacturer	Renesas
File Size	1.01 MB
Description	LVPECL Output Fanout Buffer
Datasheet	8SLVP1212 Datasheet
Additional preview pages of the 8SLVP1212 datasheet.

The 8SLVP1212 is a high-performance, 12 output differential LVPECL fanout buffer.

The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals.

The 8SLVP1212 is characterized to operate from a 3.3V and 2.5V power supply.

Twelve low skew, low additive jitter LVPECL outputs.
Two selectable, differential clock inputs.
Differential pairs can accept the following differential input levels: LVDS, LVPECL, CML.
Maximum input clock frequency: 2GHz.
LVCMOS interface levels for the control input (input select).
Output skew: 33ps (maximum).
Propagation delay: 550ps (maximum).
Low additive phase jitter, RMS at fREF = 156.25MHz, VPP = 1V, 12kHz.
2.

Other Datasheets by Renesas

Published: Sep 26, 2023 |