Datasheet4U Logo Datasheet4U.com

8V19N880 - RF Sampling Clock Generator and Jitter Attenuator

Datasheet Summary

Description

4.

.

.

Features

  • High-performance clock RF sampling clock generator and clock jitter attenuator with support for JESD204B/C.
  • Low phase noise: -144.7dBc/Hz (800kHz offset; 491.52MHz).
  • Integrated phase noise of 74fs RMS (12k-20MHz, 491.52MHz).
  • Dual-PLL architecture with internal and optional external VCO.
  • Eight output channels with a total of 18 outputs.
  • Configurable integer clock frequency dividers.
  • Clock output frequencies: up to 3932.16MHz (Internal VCO) and  6GHz (optional.

📥 Download Datasheet

Datasheet preview – 8V19N880

Datasheet Details

Part number 8V19N880
Manufacturer Renesas
File Size 1.35 MB
Description RF Sampling Clock Generator and Jitter Attenuator
Datasheet download datasheet 8V19N880 Datasheet
Additional preview pages of the 8V19N880 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
8V19N880 RF Sampling Clock Generator and Jitter Attenuator Datasheet The 8V19N880 is a fully integrated FemtoClock® RF Sampling Clock Generator and Jitter Attenuator. The device is designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The 8V19N880 is optimized to deliver excellent phase noise performance as required in 4G, 5G, and including mmWave radio implementations. The device supports JESD204B (subclass 0 and 1) and JESD204C. A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics.
Published: |