Datasheet4U Logo Datasheet4U.com

8V41N012A - Clock Generator

General Description

The 8V41N012A is a PLL-based clock generator specifically designed for Cavium Networks Octeon II processors.

Key Features

  • Ten selectable 100MHz, 125MHz, 156.25MHz and 312.5MHz clocks for PCI Express, sRIO, and GbE, HCSL interface levels.
  • One single-ended QG LVCMOS/LVTTL clock output at 125MHz.
  • One single-ended QF LVCMOS/LVTTL clock output at 50MHz.
  • Two single-ended QREFx LVCMOS/LVTTL outputs at 25MHz.
  • Selectable external crystal or differential (single-ended) input source.
  • Crystal oscillator interface designed for 25MHz, parallel resonant crystal.
  • Differential CLK, nCLK input pai.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Clock Generator for Cavium Processors 8V41N012A Datasheet Description The 8V41N012A is a PLL-based clock generator specifically designed for Cavium Networks Octeon II processors. This high-performance device is optimized to generate the processor core reference clock, the PCI-Express, sRIO, XAUI, SerDes reference clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the 8V41N012A supports telecommunication, networking, and storage requirements. Features ▪ Ten selectable 100MHz, 125MHz, 156.25MHz and 312.