Datasheet4U Logo Datasheet4U.com

9DBV0641 - 6-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer

Datasheet Summary

Description

The 9DBV0641 is a member of Renesas’ 1.8V Very-Low-Power (VLP) PCIe family.

It has integrated output terminations providing Zo = 100 for direct connection to 100 transmission lines.

The device has 6 output enables for clock management and 3 selectable SMBus addresses.

Features

  • Six 1.
  • 200 MHz Low-Power (LP) HCSL DIF pairs with Zo = 100 Key Specifications.
  • DIF cycle-to-cycle jitter < 50ps.
  • DIF output-to-output skew < 50ps.
  • PCIe Gen5 CC additive phase jitter < 40fs RMS.
  • 12kHz.
  • 20MHz additive phase jitter = 156fs RMS at 156.25MHz (typical) Block Diagram vOE(5:0)# 6 Features/Benefits.
  • Direct connection to 100 transmission lines; saves 24 resistors compared to standard PCIe devices.
  • 55mW typ.

📥 Download Datasheet

Datasheet preview – 9DBV0641

Datasheet Details

Part number 9DBV0641
Manufacturer Renesas
File Size 759.38 KB
Description 6-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer
Datasheet download datasheet 9DBV0641 Datasheet
Additional preview pages of the 9DBV0641 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
6-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer with Zo = 100ohms 9DBV0641 DATASHEET Description The 9DBV0641 is a member of Renesas’ 1.8V Very-Low-Power (VLP) PCIe family. It has integrated output terminations providing Zo = 100 for direct connection to 100 transmission lines. The device has 6 output enables for clock management and 3 selectable SMBus addresses. Recommended Application 1.8V PCIe Gen1–5 Zero Delay/Fanout Buffer (ZDB/FOB) Output Features • Six 1–200 MHz Low-Power (LP) HCSL DIF pairs with Zo = 100 Key Specifications • DIF cycle-to-cycle jitter < 50ps • DIF output-to-output skew < 50ps • PCIe Gen5 CC additive phase jitter < 40fs RMS • 12kHz–20MHz additive phase jitter = 156fs RMS at 156.
Published: |