Datasheet4U Logo Datasheet4U.com

AT25SF128A - 128-Mbit Serial NOR Flash Memory

General Description

.

.

.

.

.

.

Key Features

  • Single voltage operation with range of 2.7 V to 3.6 V.
  • Serial Peripheral Interface (SPI) Compatible.
  • Supports SPI modes 0 and 3.
  • Supports SPI dual output operations (1-1-2).
  • Supports quad output operations (1-1-4).
  • Supports quad I/O operations (1-4-4, 0-4-4).
  • Read operations.
  • Up to 133 MHz at 85 oC.
  • Up to 120 MHz at 105 oC.
  • Continuous Read mode (with 8/16/32/64 bytes wrap) - optimized for XiP.
  • Flexible erase arch.

📥 Download Datasheet

Datasheet Details

Part number AT25SF128A
Manufacturer Renesas
File Size 1.78 MB
Description 128-Mbit Serial NOR Flash Memory
Datasheet download datasheet AT25SF128A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT25SF161 SPI Serial Flash Memory Adesto
AT25SF041 2.5V Minimum SPI Serial Flash Memory Adesto
AT25SF081 2.5V Minimum SPI Serial Flash Memory Adesto
AT25SF321 SPI Serial Flash Memory Adesto
AT25SF321B 32-Mbit SPI Serial Flash Memory Adesto

Other Datasheets by Renesas

Part Number Description
AT25SF041B 4M-bit SPI Serial Flash Memory
AT25SF081B 8M-bit SPI Serial Flash Memory
AT25SF321B 32-Mbit SPI Serial Flash Memory
AT25DL081 1.65V Minimum SPI Serial Flash Memory
AT25DN256 2.3V Minimum SPI Serial Flash Memory

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AT25SF128A 128-Mbit Serial NOR Flash Memory with Dual I/O and Quad I/O Support Datasheet Features ▪ Single voltage operation with range of 2.7 V to 3.6 V ▪ Serial Peripheral Interface (SPI) Compatible • Supports SPI modes 0 and 3 • Supports SPI dual output operations (1-1-2) • Supports quad output operations (1-1-4) • Supports quad I/O operations (1-4-4, 0-4-4) ▪ Read operations • Up to 133 MHz at 85 oC • Up to 120 MHz at 105 oC • Continuous Read mode (with 8/16/32/64 bytes wrap) - optimized for XiP ▪ Flexible erase architecture and time • Block erase 4 kB: 70 ms (typical) • Block erase 32 kB and 64 kB: 150 ms and 250 ms (typical) • Full chip erase: 30 s (typical) ▪ Flexible programming and time • Page/byte program: from 1 to 256 bytes • Page program time: 0.