Datasheet4U Logo Datasheet4U.com

HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger

General Description

The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus.

The device provides synchronous data exchange between the two ports.

📥 Download Datasheet

Datasheet Details

Part number HD74ALVCH162270
Manufacturer Renesas
File Size 250.90 KB
Description 12-bit to 24-bit Registered Bus Exchanger
Datasheet download datasheet HD74ALVCH162270 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs Hitachi Semiconductor
HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs Hitachi Semiconductor
HD74ALVCH162260 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs Hitachi Semiconductor
HD74ALVCH162334 16-bit Universal Bus Driver with 3-state Outputs Hitachi Semiconductor
HD74ALVCH162373 16-bit Transparent D-type Latches with 3-state Outputs Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74ALVCH162244 16-bit Buffers / Drivers
HD74ALVCH16244 16-bit Buffers / Drivers
HD74ALVCH16245 6-bit Bus Transceivers
HD74ALVCH162501 18-bit Universal Bus Transceivers
HD74ALVCH16269 12-bit to 24-bit Registered Bus Transceivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs REJ03D0051-0300Z (Previous ADE-205-178A(Z)) Rev.3.00 Oct.02.2003 Description The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low to high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A to B direction, a two stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path.