Datasheet4U Logo Datasheet4U.com

HD74CDCV857 - 2.5-V Phase-lock Loop Clock Driver

General Description

REJ03D0135

The HD74CDCV857 is a high-performance, low-skew, low-jitter, phase locked loop clock driver.

It is specifically designed for use with DDR (Double Data Rate) synchronous DRAMs.

Key Features

  • DDR266 / PC2100-Compliant.
  • Supports 60 MHz to 170 MHz operation range.
  • Distributes one differential clock input pair to ten differential clock outputs pairs.
  • Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM specification.
  • External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input.
  • Supports 2.5V analog supply voltage (AVCC), and 2.5 V VDDQ.
  • No external RC network requ.

📥 Download Datasheet

Datasheet Details

Part number HD74CDCV857
Manufacturer Renesas
File Size 217.72 KB
Description 2.5-V Phase-lock Loop Clock Driver
Datasheet download datasheet HD74CDCV857 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74CDCV857 2.5-V Phase-lock Loop Clock Driver Description REJ03D0135–0700Z (Previous ADE-205-335E (Z)) Preliminary Rev.7.00 Oct.09.2003 The HD74CDCV857 is a high-performance, low-skew, low-jitter, phase locked loop clock driver. It is specifically designed for use with DDR (Double Data Rate) synchronous DRAMs. Features • DDR266 / PC2100-Compliant • Supports 60 MHz to 170 MHz operation range • Distributes one differential clock input pair to ten differential clock outputs pairs • Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM specification • External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input • Supports 2.5V analog supply voltage (AVCC), and 2.