Datasheet4U Logo Datasheet4U.com

HD74CDCV857A - 2.5-V Phase-lock Loop Clock Driver

General Description

The HD74CDCV857A is a high-performance, low-skew, low-jitter, phase locked loop clock driver.

It is specifically designed for use with DDR (Double Data Rate) synchronous DRAMs.

Key Features

  • DDR333 / PC2700-Compliant, also meets DDR266 / PC2100 requirement.
  • Supports 60 MHz to 170 MHz operation range.
  • Distributes one differential clock input pair to ten differential clock outputs pairs.
  • Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM specification.
  • External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input.
  • Supports 2.5V analog supply voltage (AVCC), and 2.5 V V.

📥 Download Datasheet

Datasheet Details

Part number HD74CDCV857A
Manufacturer Renesas
File Size 235.33 KB
Description 2.5-V Phase-lock Loop Clock Driver
Datasheet download datasheet HD74CDCV857A Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74CDCV857A 2.5-V Phase-lock Loop Clock Driver REJ03D0136–0300Z (Previous ADE-205-693B (Z)) Rev.3.00 Oct.09.2003 Description The HD74CDCV857A is a high-performance, low-skew, low-jitter, phase locked loop clock driver. It is specifically designed for use with DDR (Double Data Rate) synchronous DRAMs. Features • DDR333 / PC2700-Compliant, also meets DDR266 / PC2100 requirement. • Supports 60 MHz to 170 MHz operation range • Distributes one differential clock input pair to ten differential clock outputs pairs • Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM specification • External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input • Supports 2.5V analog supply voltage (AVCC), and 2.