Datasheet4U Logo Datasheet4U.com

HD74HC108 - Dual J-K Flip-Flops

General Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

Each flip-flop has independent J, K, and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Key Features

  • High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC108RPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Taping Abbreviation (Quantity) EL.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC108 Dual J-K Flip-Flops Hitachi Semiconductor
HD74HC10 Triple 3-input NAND Gates Hitachi Semiconductor
HD74HC107 Dual J-K Flip-Flops Hitachi Semiconductor
HD74HC109 Dual J-K Flip-Flops Hitachi Semiconductor
HD74HC11 Triple 3-input AND Gates Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC10 Triple 3-input NAND Gates
HD74HC107 Dual J-K Flip-Flops
HD74HC109 Dual J-K Flip-Flops
HD74HC11 Triple 3-input AND Gates
HD74HC112 Dual J-K Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC108 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) REJ03D0560-0200 (Previous ADE-205-433) Rev.2.00 Oct 11, 2005 Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.