Datasheet4U Logo Datasheet4U.com

HD74HC112 Datasheet Dual J-k Flip-flops

Manufacturer: Renesas

Overview: HD74HC112 Dual J-K Flip-Flops (with Preset and Clear) REJ03D0562-0200 (Previous ADE-205-435) Rev.2.

General Description

Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Q outputs.

This device is edge sensitive to the clock input and change state on the negative going transition of the clock pulse.

Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.

Key Features

  • High Speed Operation: tpd (Clock to Q) = 17 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC112P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC112FPEL SOP-16 pin (JEITA) PRSP0016DH-.

HD74HC112 Distributor & Price

Compare HD74HC112 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.

Similar Datasheet

Brand Logo Part Number Description Manufacturer
Hitachi Semiconductor Logo HD74HC112 Dual J-K Flip-Flops Hitachi Semiconductor

More Datasheets from Renesas

Part Number Description
HD74HC11 Triple 3-input AND Gates
HD74HC113 Dual J-K Flip-Flops
HD74HC10 Triple 3-input NAND Gates
HD74HC107 Dual J-K Flip-Flops
HD74HC108 Dual J-K Flip-Flops
HD74HC109 Dual J-K Flip-Flops
HD74HC123A Dual Retriggerable Monostable Multivibrators
HD74HC125 Quad. Bus Buffer Gates
HD74HC126 Quad. Bus Buffer Gates
HD74HC131 3-to-8-line Decoder/Demultiplexer