HD74LS125AP - Quadruple Bus Buffer Gates

This page provides the datasheet information for the HD74LS125AP, a member of the HD74LS125A Quadruple Bus Buffer Gates family.

Product Overview

Renesas

Part number	HD74LS125AP
Manufacturer	Renesas
File Size	134.48 KB
Description	Quadruple Bus Buffer Gates
Datasheet	HD74LS125AP Datasheet
Additional preview pages of the HD74LS125AP datasheet.

Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS125AP DILP-14 pin PRDP0014AB-B P (DP-14AV) HD74LS125AFPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP PRSP0014DE-A HD74LS125ARPEL SOP-14 pin (JEDEC) (FP-14DNV) RP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
EL (2,000 pcs/reel) EL (2,500 pcs/reel) Pin Arrangement 1C 1 1A 2 1Y 3 2C 4 2A 5 2Y 6 GND 7.

HD74LS125A - Quadriple Bus Buffer Gates (Hitachi Semiconductor)
HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS122 - Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS123 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

Other Datasheets by Renesas

Published: Jul 25, 2021 |