Datasheet4U Logo Datasheet4U.com

HD74LV123A - Dual Retriggerable Monostable Multivibrators

General Description

The HD74LV123A

Key Features

  • output pulse-duration control by three methods. In the first method, the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high. The basic pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected.

📥 Download Datasheet

Datasheet Details

Part number HD74LV123A
Manufacturer Renesas
File Size 115.44 KB
Description Dual Retriggerable Monostable Multivibrators
Datasheet download datasheet HD74LV123A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV123A Dual Retriggerable Monostable Multivibrators Hitachi Semiconductor
HD74LV125A Quad. Bus Buffer Gates with 3-state Outputs Hitachi Semiconductor
HD74LV126A Quad. Bus Buffer Gates with 3-state Outputs Hitachi Semiconductor
HD74LV10A Triple 3-input Positive NAND Gates Hitachi Semiconductor
HD74LV11A Triple 3-input Positive AND Gates Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LV125A Quad. Bus Buffer Gates
HD74LV126A Quad. Bus Buffer Gates
HD74LV10A Triple 3-input Positive NAND Gates
HD74LV11A Triple 3-input Positive AND Gates
HD74LV132A Quad. 2-input NAND Schmitt-triggers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LV123A Dual Retriggerable Monostable Multivibrators REJ03D0314–0600Z (Previous ADE-205-258D (Z)) Rev.6.00 Jun. 02, 2004 Description The HD74LV123A features output pulse-duration control by three methods. In the first method, the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high. The basic pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and Vcc To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and Vcc.