ICS650-07C Overview
The ICS650-07C is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.5 MHz or 25.00 MHz clock or fundamental mode crystal input to produce multiple output clocks for networking chips, PCI devices, SDRAM, and ASICs. The ICS650-07C outputs all have 0 ppm synthesis error.
ICS650-07C Key Features
- Packaged in 20-pin tiny SSOP (QSOP)
- Pb (lead) free package
- 12.5 MHz or 25.00 MHz fundamental crystal or clock
- Six output clocks with selectable frequencies
- SDRAM frequencies of 67, 83, 100, and 133 MHz
- Buffered crystal reference output
- Zero ppm synthesis error in all clocks
- Ideal for PMC-Sierra’s ATM switch chips
- Full CMOS output swing with 25 mA output drive
- Advanced, low power, sub-micron CMOS process
ICS650-07C Applications
- Packaged in 20-pin tiny SSOP (QSOP)
